[District 3/HCM] Design and Verification Engineer_20-30M Gross at Ho Chi Minh City - Việc ơi It Client

■Job description
The work on customer-specific specifications is set to INPUT and the specific design verification work is performed and OUTPUT is performed in the following languages.
Function specifications (English)
- Implementation specifications (English)
- RTL (Verilog)
- Verification strategy book (English)
- Table of verification entries (English)
Build verification environment (SystemVerilog / SVA / UVM / C / C++)
Script verification (SystemVerilog / SVA / UVM / C / C++)
Manual verification environment (English)
- Verification results report (in English)
The above can be performed without the assistance of other engineers to some extent
■Requirements
- Over 32 years old
- Have strong experience as leader role in several projects
* English skill: Intermediate English skills
+ Communication: Intermediate
+Reading: Intermediate - Can read and understand most sentences but slowly
+ Writing: Intermediate - Can write paragraphs in simple but slow sentences.
Must
- More than 5++ years of experience working in the semiconductor industry
- Knowledge and skills: Prioritize design skills, Verilog
Intermediate English skills

Better
- SystemVerilog, SVA, UVM Methodology, C, SystemC, etc.

■Working conditions
MonFri: : ~ :
■Salary: 20,000,000VND~30,000,000VND (Gross)

■Benefit
- Working with Japanese experts can help you improve your ability to work
- International, challenging, and friendly working environment
- Salary for 13th month
- Full of social welfare under Vietnamese Labor Law (Insurance, annual leave, ...)
- Annual travel and team building activities
- 12 annual leave days and 3 paid summer holidays
- Training: Trained in soft and technical skills